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ABSTRACT OF THE THESIS
Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs
by
Sheriff Imthias Sadiqbatcha
Master of Science, Graduate Program in Electrical Engineering
University of California, Riverside, December 2019
Dr. Sheldon X.-D. Tan, Chairperson
For practical testing and detection of electromigration (EM) induced failures in dual dam-
ascene copper interconnects, one critical issue is creating stressing conditions to induce the
chip to fail exclusively under EM in a very short period of time so that EM sign-off and
validation can be carried out efficiently. Existing acceleration techniques, which rely on
increasing temperature and current densities beyond the known limits, also accelerate other
reliability effects making it very difficult, if not impossible, to test EM in isolation. In this
article, we propose novel EM wear-out acceleration techniques to address the aforementioned
issue. First we show that multi-segment interconnects with reservoir and sink structures
can be exploited to significantly speedup the EM wear-out process. Based on this obser-
vation, we propose three strategies to accelerate EM induced failure: reservoir-enhanced
acceleration, sink-enhanced acceleration, and a hybrid method that combines both reser-
voir and sink structures. We then propose several configurable interconnect structures that
exploit atomic reservoirs and sinks for accelerated EM testing. Such configurable intercon-
nect structures are very flexible and can be used to achieve significant lifetime reductions
iv
at the cost of some routing resources. Using the proposed technique, EM testing can be
carried out at nominal current densities, and at a much lower temperature compared to
traditional testing methods. This is the most significant contribution of this work since,
to our knowledge, this is the only method that allows EM testing to be performed in a
controlled environment without the risk of invoking other reliability effects that are also ac-
celerated by elevated temperature and current density. Simulation results show that, using
the proposed method, we can reduce the EM lifetime of a chip from 10 years down to a few
hours (about 105X acceleration) under the 150◦C temperature limit, which is sufficient for
practical EM testing of typical nanometer CMOS ICs.
v
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Chapter 1
Introduction
Electromigration (EM) is the top reliability concern for copper-based back-end-of-
the-line (BEOL) interconnects, both for current and future ICs in the sub 10nm realm. 2015
ITRS-Interconnect predicted that EM lifetime of interconnects in VLSI chips will be reduced
by half for each generation of nodes [4]. This is primarily due to increasing current densities
and shrinking wire cross-sections, which determine the critical sizes for EM effects. On the
other hand, many applications, ranging from automotive, to medical devices and aerospace
equipment, require a very long lifetime and have very demanding reliability requirements.
As a result, testing and verification of reliability, especially EM-reliability, of VLSI chips
used in those applications becomes critical.
For many practical applications, reliability of 10 years or more is typically ex-
pected [5]. However, testing a chip for the duration of its projected lifetime is not practical.
Hence, accelerated testing and stressing-conditions are needed to shorten the validation pro-
cess. The main motivation of this work is to independently accelerate EM specific failures
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in practical VLSI chips under allowed chip working conditions so that EM failure effects can
be fully verified and validated. If an acceleration from 10 years to a few hours is expected,
one needs a time-to-failure (TTF) reduction in the order of 105X. However, this is quite
challenging to achieve in reality, especially when we want the chip to fail exclusively under
EM wear-out. The reason is that the traditional acceleration methods, using high tem-
perature and high voltage, also accelerate other reliability effects such as time dependent
dielectric breakdown (TDDB) for dielectrics, biased temperature instability (BTI) and hot
carrier injection (HCI) for CMOS devices. As a result, we would like to limit the testing
temperature to be within the typical working temperature range of CMOS devices, which
is from −55◦C to 125◦C with 150◦C being the maximum temperature limit [6, 7].
There are two main challenges. First, we need scalable EM models which are
accurate both across the high stress conditions used during testing, as well as the normal
use conditions. The model data from these acceleration tests can then be used to predict
the actual TTF when the chip is subjected to a normal workload. Existing Black and Blech
based empirical EM models [8,9] are considered too conservative. Moreover, they do not fit
well over a wide range of stressing conditions as the activation energy and current exponents
are stress-condition dependent [10]. This will make it difficult to apply the results obtained
from the high stressing conditions to the normal operating conditions. Second, once we
have an accurate EM model, we need to find realistic EM stressing conditions and other
accelerating techniques to achieve the desired reduction in TTF. This has to be done while
ensuring that the chip only fails under EM, not other reliability effects. Hence, the stressing
condition should only accelerate EM, which is not the case for existing methods.
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Recently, a number of physics-based EM models and assessment techniques have
been proposed [1, 11–22]. Huang et al. proposed a compact EM time-to-failure (TTF)
model based on the approximate closed form solution of Korhonen’s equation for a single
wire and studied the impact that wire redundancy has on EM failure in the power grid
networks [12, 15, 23]. This work has been extended to multi-segment wires [14] and time-
varying current cases [18, 19]. Additionally, a numerical solution based finite difference
method [20] and Krylov subspace method [20] have been explored. These EM models are
primarily based on the hydrostatic stress diffusion kinetics in confined metal wires and hence
can consider stress evolution and distribution in entire interconnect structures consisting of
many wire segments. This is in stark contrast with the traditional Black-Blech EM models,
which can only consider isolated single segment wires. As a result, these open new ways
to manipulate multi-segment interconnect structures in order to achieve the desired stress
and aging effects. Recently a very accurate 3-phase EM model was proposed [1, 11], which
better described the post-voiding wire resistance change behavior of copper dual damascene
interconnects. We will utilize this EM model for the analysis performed in this work.
Traditionally, for accelerating the EM failure process, raising temperature has been
the most effective method as the EM effects are exponentially dependent on temperature.
However, elevated temperature will lead to other failures, such as time-depended-dielectric-
breakdown (TDDB), very quickly. Moreover breaching the well-known thermal limits of
semiconductor devices is not a reliable approach [6]. Increasing the current density is
another way to accelerate EM wear-out. However, it is well-known that the impacts of cur-
rent density is reversely proportional to the time-to-failure (TTF) under EM with current
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exponent between 1 and 2 [24]. This limits the impact of current density on acceleration.
Furthermore, high current densities can lead to thermal runaway effects due to excessive
Joule heating [25]. Hence, in order to ensure failure exclusively under EM, a new acceler-
ation method is urgently needed, which can achieve the same reduction in TTF but at a
much lower current density and temperature.
In this thesis, we propose novel EM acceleration techniques based on stress engi-
neering in the multi-segment interconnect wires, by utilizing a recently proposed physics-
based EM model [1,11]. The significance of the proposed work is that it allows accelerated
EM testing to be carried out at nominal current densities, and at a much lower temperature
compared to traditional methods. The specific contributions of this thesis are as follows:
• First, we show how reservoirs can be exploited to significantly increase hydrostatic
stress on a wire leading to an accelerated EM wear-out process. To leverage this effect
for accelerated EM testing, we propose a novel interconnect structure with one and
two reservoir segments. We show how the desired reduction in TTF can be achieved
by simply configuring the geometry of the proposed structure.
• Second, we demonstrate how a similar EM acceleration effect can be achieved using
sink-based multi-segment structures. We then propose our second EM acceleration
technique that leverages these atomic sinks. The sink-based structures are more chal-
lenging to design since they require several parameters to be tuned to achieve the
desired reduction in TTF.
• We then propose a third EM acceleration technique based on combining both reservoir
and sink segments in one hybrid structure.
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• We show that, in general, 10% increase in temperature can achieve about 10X re-
duction in TTF. However, on-chip temperature has an upper limit for the working
operations of CMOS circuits. Hence, in this work all the tests will be performed below
150◦C.
• For practicality, all the structures proposed in the work will be designed to operate
under two modes: normal-use and acceleration. Under normal-use, the structures
will meet the lifetime requirement of at least 10 years. Under acceleration mode, the
structures will fail quickly, within days or hours, while maintaining nominal current
densities and stressing temperatures below 150◦C.
Simulation results show that by combining temperature and the aforementioned
structure based acceleration techniques, we can reduce the EM lifetime of a wire from 10
years down to a few hours (about 105X acceleration in TTF) under the 150◦C temperature
limit. This, for the very first time, will afford us the ability to test EM under a controlled
environment without the risk of invoking other reliability effects that are also accelerated
by the traditional methods.
5
Chapter 2
Review of EM physics and
three-phase EM model
2.1 Review of EM physics and stress modeling
EM is a physical phenomenon of the migration of metal atoms along the direction
of the applied electrical field. Atoms (either lattice atoms or defects / impurities) migrate
along the trajectory of conducting electrons. Under EM, hydrostatic stress is generated
inside the embedded metal wires due to the momentum exchange between the electrons and
lattic atoms. When the stress exceeds the so-called critical stress value, atom migration is
initiated resulting in the formation of voids and hillocks at the cathode and anode terminals
of the wire respectively.
The traditional method of predicting time-to-failure (TTF) is based on approxi-
mations and statistical methods such as Black’s equation [8] and Blech’s limit [9]. However,
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they are subject to growing criticism due to their over conservativeness and lack of consider-
ation of multi-segment interconnect wires [15]. To mitigate this problem, a number of new
physics-based EM modeling techniques have been proposed [14–16,21,23, 26–29] based on
solving the Korhonen’s hydrostatic stress diffusion equation [30]. Recently a three-phase EM
model [1, 31], which better represents the wire resistance change over time, was proposed.
This model will be discussed in the following section.
2.2 The three-phase physics-based compact EM model for
multi-segment wires
In the existing physics-based EM models, the EM failure process in general can be
viewed as two phases: the nucleation phase, in which the void is generated after the critical
stress is reached, and the growth phase, in which the void starts to grow. Existing compact
EM models are also versed in terms of the two phases, where each phase is described by time-
to-failure (TTF) as a function of current density and other parameters [15, 32]. However,
such a simple EM model ignores the fact that when the void is nucleated or formed, it
will not change the wire’s resistance immediately. It has been experimentally observed that
there exists a so-called critical void size [2,33], which is typically the via-diameter or cross
section area of the interconnect wire. Since the conductivity of Cu is much higher than the
barrier layers, resistance of the wire does not change until the void grows to a point where
its volume equals or becomes larger than the cross-section of the via or wire. Only then
will all the current start to flow over the thin barrier layer, which will lead to a very high
current density and consequent joule heating. The joule heating in turn will lead to a small
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resistance jump, indicating the end of this phase (see Fig. 2.1(a)). Fig. 2.1(b) shows the
experimentally measured resistance change over time where the small resistance jumps are
clearly visible. Also, sometimes the barrier layers are not very stable, due to manufacturing
process variations, causing the barrier layer to quickly burn out resulting in an open circuit
as is shown in Fig. 2.1(b) [2].
(a) (b)
Figure 2.1: (a) Illustration of resistance change over time, courtesy of [1]. (b) Experimen-
tally measured resistance change over time, courtesy of [2]
Based on these observations, a three phase EM model has been proposed for a
single segment wire [1, 31]. The new model has three phases as shown in Fig. 2.1(a): (1)
the nucleation phase from t = 0 to tnuc; (2) the incubation phase from tnuc to tinc; and (3)
the growth phase from tinc to t50 (or tgro), together indicate the time-to-failure in statistical
terms (50% of the samples fail). This model was later extended to consider more general
multi-segment interconnect structures [34] (i.e. Fig. 2.2). We remark that the three-phase
EM model is more consistent with the measured wire resistance change over time than
existing physics-based EM models such as [15,26,29], which do not consider the incubation
time. The incubation time, which is the time between nucleation time and the time when
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the wire resistance changes, can be significant for the overall time-to-failure (TTF) analysis
and is dependent on the wire structure as well. As a result, the three-phase EM model
is more accurate than other physics-based models and will be used for the proposed EM
acceleration work in this article.
Figure 2.2: Illustration of a multi-segment Interconnect wire structure
2.3 Multi-mode failure scheme
The 3-phase EM model, discussed in the previous subsection, allows us to consider
a robust multi-mode failure scheme. Typically, only parametric failures, or late-failures
(LF), are considered for EM wear-out where, as the void grows, resistance of the wire
slowly increases and reaches a point where the circuit can no longer function as intended.
This type of failure occurs in the so called via-below structures as shown in Fig. 2.3(a),
where the flow of electrons is from a lower metal layer to a higher one (hence this structure
is also called an upstream structure). In this case, even when the void grows to its critical
size (cross sectional area or via diameter), current can still flow through the barrier layer,
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but, at a much higher resistance. Here the wire can be considered as failed at the end of
the growth phase, which, typically, is the point where the wire’s resistance increases by 10%
(or other user defined criteria). However, there exists another type of failure, called early-
failure (EF), which is observed in the so called via-above structures like the one shown in
Fig 2.3(b). Here the electron flow is from a higher metal layer to a lower one (hence it is also
called a downstream structure). Since a non-conductive capping layer is applied between the
layers of metallization in the dual damascene process, once the void reaches the critical size,
we instantly see an open circuit because current cannot flow though the dielectric capping
layer. Therefore, in such structures the wire fails at the end of the incubation phase. This
critical distinction can only be accounted for accurately using the new 3-phase EM model.
More detailed study on these failure schemes can be found in [2, 33]. In this article, we
present TTF results for both the via-above (TTFEF ) and via-below (TTFLF ) topologies.
(a)
(b)
Figure 2.3: (a) Via-below or upstream and (b) Via-above or downstream wire structures
showing void formations
10
Chapter 3
Atomic reservoir and sink
enhanced EM acceleration
The new EM acceleration techniques are inspired by the observation that atomic
reservoir and sink segments in a multi-segment interconnect wire can have a significant
impact on the hydrostatic stress evolution in the wire [3, 35]. These structures are good
candidates for accelerating EM failure effects as they offer a great deal of flexibility and
configurability on the EM lifetime of active interconnects without affecting their normal
functionality. EM induced hydrostatic stress on the main conductive wire segments that
share a terminal with the reservoir and sink structures can be drastically altered using
several design parameters.
The impact of these structures is analyzed in the following subsections. The unique
properties of reservoirs and sinks are then exploited in designing structures for accelerated
EM testing. The proposed structures are designed to operate under two modes: normal use
11
and acceleration. The configurable nature of these structures allow them to be designed for
a lifetime of 10+years (typical lifetime requirement for ICs) under normal use, and just a
few days or hours under acceleration mode (or as desired for the application at hand). Note,
temperature of 353K (∼80◦C) is assumed for all the analysis in this section. Temperature
configuration for actual EM acceleration tests will be discussed in Sec. 4.
3.1 Configurable reservoir based EM failure acceleration
Reservoir structures (passive interconnect segments) are typically added to the
cathode terminal of active interconnect wires that are vulnerable to EM wear-out. These
structures decrease the rate of hydrostatic stress evolution on the active wires, consequently
prolonging nucleation time. Fig. 3.1 shows the measured failure distribution of a two seg-
ment wire with reservoir segments of different lengths [3]. As the results show, the lifetime
of the wire increases when the reservoir is present (Lr > 0). The more reservoir area (longer
length in this case), more the lifetime is prolonged.
To further demonstrate the impact of reservoir segments, let us consider an active
interconnect segment (main-branch), with no reservoir structure, shown in Fig. 3.2. With
the previously discussed 3-phase EM model, transient stress across this wire segment can
be computed using a numerical approach such as finite element or finite difference. Fig. 3.5
(a) shows the hydrostatic stress evolution over time at the cathode terminal computed
using finite element analysis. Only the cathode node is shown since, in most cases, void is
nucleated here as the cathode end of the wire experiences the maximum tensile stress. The
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Figure 3.1: Experimentally obtained failure distribution for a two segment wire with a
reservoir. Lr is the length of the reservoir segment. Courtesy of [3]
Figure 3.2: Active interconnect wire segment
results for this structure show void nucleation, tnuc, at 1.68× 103hrs. Post nucleation, the
incubation, tinc, and growth, tgro, times can be calculated using the closed form equations
discussed previously. For this structure the results are: tinc = 1.68 × 104hrs, and tgro =
1.56 × 104hrs. Therefore the effective TTF for early and late failure cases are: TTFEF =
1.85× 104hrs and TTFLF = 3.41× 104hrs for the interconnect wire shown in Fig. 3.2.
Let us now consider the effect of adding a passive reservoir segment to the cathode
terminal of this wire. For now, let us arbitrarily set the reservoir to be half the length and
twice the width of the active wire (WR = 0.1um and LR = 50um) as shown in Fig. 3.3.
Transient stress analysis at the cathode of this new structure shows nucleation delayed to
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tnuc = 1.29× 104hrs as shown in Fig. 3.5 (b). Incubation and growth times stay the same
since these depend on total atom flux at the cathode and at this point, only the main-
branch is carrying current and therefore contributing to the effective flux. Nonetheless,
delaying nucleation time prolongs the wire’s lifetime: TTFEF = 1.72×104hrs and TTFLF =
3.28× 104hrs. This is the typical application for reservoir segments.
Figure 3.3: Reservoir at the cathode of an active interconnect wire
Figure 3.4: Disabled reservoir at the cathode of an active interconnect wire
Interestingly, if we design the structure shown in Fig. 3.3 such that current in the
reservoir segment can be activated during runtime, we can exploit a very unique property.
Let us consider the structure shown in Fig. 3.4, which is identical to the structure in
Fig. 3.3 but with current flow enabled in the reservoir segment. Let us arbitrarily set
the current density in the reservoir segment (Disabled Reservoir) to be the same as the
main-branch, but in the opposite direction. We call this a disabled reservoir since this
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configuration effectively disables the benefits of the reservoir segment, shifting nucleation
time back to what was originally observed from the structure in Fig. 3.2. This acceleration
in nucleation time is shown in Fig. 3.5 (c). Moreover, the additional atom flux generated
by the electron flow in the reservoir segment also accelerates the incubation and growth
times: tinc = 1.41 × 103hrs and tgro = 5.19 × 103hrs. The effective TTF now becomes:
TTFEF = 3.08 × 103hrs and TTFLF = 8.28 × 103hrs. This is a significant reduction
in lifetime achieved, at nominal current density and temperature, by merely switching on
current flow in the reservoir segment. This critical observation is the basis for our reservoir-
enhanced EM acceleration technique.
5.6
3
hrs.
11.1 16.7 22.2
1.68e3 hrs.
1.29e4 hrs.
Figure 3.5: Impact of reservoir on nucleation time
Based on this analysis, we propose a configurable two-segment interconnect struc-
ture shown in Fig. 3.6 [34]. The structure consists of a two segment wire (one reservoir and
one main-branch), one MOSFET device (switch to disable the reservoir) and two resistors
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R1 and R2 to configure the currents in the two wire segments. The bottom half of Fig. 3.6
shows the 3D view of this design. During normal use, the reservoir will remain passive (zero
current density). Once acceleration (Acc.Signal) is activated, the current density in the
reservoir will become non-zero, thus disabling the reservoir and accelerating EM wear-out.
Figure 3.6: The proposed configurable reservoir-based EM wear-out acceleration circuit
(For illustration only; components not drawn to scale with respect to each-other)
In addition to the simple two-segment interconnect structure, we further propose
the three-segment configurable interconnect structure shown in Fig. 3.7, with two reservoir
segments. Here, the configurable circuity is omitted for the sake of better presentation.
This multi-segment design is meant to show both the robustness of the EM model used
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in this study, as well as the flexibility the circuit designers have to design such reservoir
structures for EM acceleration. Typically, circuit designers work under several constraints
where optimization between critical parameters is crucial. The configurable nature of the
proposed structure naturally allows for optimization between geometry, current density, and
desired lifetime under normal use and acceleration modes.
As mentioned previously, the proposed structure will be designed to operate under
two modes: normal use and acceleration. Under normal use (no current in reservoir), it is
critical to ensure that the structure will have a lifetime of at least 10 years (or as needed
for the given application). Under acceleration (current enabled in reservoir), we want the
structure to fail quickly (typically within days or hours). Hence, the goal is to find a
configuration (WR, LR) that will meet these requirements.
Figure 3.7: Proposed EM acceleration structure with two reservoir segments
Traditionally, current density of the main branch, JMB, is significantly increased to
achieve EM acceleration. However, this method also accelerates other reliability effects and,
above a certain threshold, leads to joule-heating causing additional problems. Hence, we
will fix JMB to be the same under both normal use and acceleration modes. For acceleration
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mode we will simply activate current in the reservoir such that JR = 0 becomes JR = JMB.
Indeed, JR can be set higher than JMB as long as it abides by the design rules (i.e. Synopsys
32nm PDK [36]).
(a)
(b)
Figure 3.8: TTFLF (a) Normal use (b) Acceleration mode
As shown in Fig. 3.8, the proposed structure gives the circuit designer a great
deal of flexibility in achieving the desired TTF for the application at hand. For instance
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the configuration WR = 0.3um and LR = 18um results in Tnuc = 8.31 × 104hrs, Tinc =
4.17 × 103hrs, and Tgro = 1.56 × 104hrs (TTFEF ≈ 10years, TTFLF ≈ 11.7years) under
normal use, and Tnuc = 1440hrs, Tinc = 325hrs, Tgro = 1197hrs (TTFEF ≈ 73.6days,
TTFLF ≈ 123.5days) under acceleration mode. TTF can be reduced a little further with
larger reservoirs, for instance the configuration WR = 1um and LR = 18um results in
Tnuc = 1427hrs, Tinc = 103hrs, Tgro = 381hrs (TTFEF ≈ 63.8days, TTFLF ≈ 79.6days).
However, bear in mind, this was achieved at a working temperature of 353K (∼80◦C), this
structure under burn-in conditions will yield a failure time that is much lower. These testing
conditions will be discussed in detail in the next section.
Note, we can make a critical observation from the results shown in Fig. 3.8. For
the proposed structure operating under normal mode (Fig. 3.8(a)), the results show that
the TTF is a function of reservoir area. However, under acceleration mode (Fig. 3.8(b)), it
is clear that TTF is a function of just the reservoir width, not its length. This is because the
acceleration in nucleation time is caused by the additional atom flux through the reservoir’s
cross section at the cathode boundary of the active wire. The additional length of the
reservoir is merely there to ensure that the structure meets the lifetime requirement for
normal use (10+ years or immortality); it has no impact on acceleration. This observation
will be exploited later with the hybrid structure that combines both reservoir and sink
segments.
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3.2 Configurable sink based EM failure acceleration
Atomic sinks can be passive or active interconnect structures that, when added
to the anode terminal of an active interconnect wire, can significantly increase the steady
state tensile stress at the cathode. Additionally, adding a sink segment can reduce the
compressive stress at the anode node, hence reducing the chance of hillock formations or
extrusions.
(a)
(b)
Figure 3.9: Active interconnect wire with: (a) an active sink at the anode (b) disabled sink
at the anode
Let us consider the structure shown in Fig. 3.9(a) where LMB = 5um, WMB =
WS = 0.05um, LS = 95um and JMB = JS = 2.25 × 1010A/m2. This structure is indeed
identical to the single main-branch that was shown in Fig. 3.2, but this time split into
two segments. We will now refer to the first segment as the main-branch and the second
segment as the active sink. As expected, hydrostatic stress evolution over time at the
cathode terminal (Fig. 3.10(a)) of the structure in Fig. 3.9(a) is identical to what was
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previously observed for the structure in Fig. 3.2. However, if we can design this structure
such that the direction of current in the sink segment can be reversed during runtime, then
we can effectively disable the impact of the sink segment, hence significantly reducing the
tensile stress at the cathode (Fig. 3.10(b)). Note, sink structures behave very differently
than reservoir structures. While reservoirs affect both steady-state and transient stress,
sink structures only affect the steady-state. This is a critical distinction that should be
noted.
2.8
4hrs.
5.6 8.3
1.7e3 hrs.
Figure 3.10: Hydrostatic stress progression at the cathode with: (a) an active sink at the
anode (b) a disabled sink at the anode
Previously in [37], we proposed two methods to trigger the wire to fail. In the
first method, an active wire segment is converted to a passive sink, where as in the second
method, a passive sink is converted to an active sink. We have revised this approach in this
article, effectively combining the two methods, turning an active wire segment into an active
sink directly. This technique allows us to easily control the mortality of the interconnect
structure simply by controlling the direction of current flow in the sink segment.
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To take advantage of this behavior, we have to carefully design the structure such
that the tensile stress at the cathode saturates above critical stress for acceleration (active
sink), and below critical stress for normal use (disabled sink). When steady-state stress
is below critical stress, the structure is considered immortal under EM (will never fail).
Hence, unlike the reservoir based method, the sink based method requires careful tuning of
three variables (main-branch length, sink length, and current density) to achieve the desired
TTF under normal-use and acceleration modes. The TTF results for various configurations
are shown in Table 3.1. Note, all these configurations are carefully designed so that the
structure is immortal under normal use; the results presented in the table are from when
the structure is operated under acceleration mode.
Table 3.1: TTF acceleration with various sink and main-branch configurations
LMB(um) LS(um) J(A/m
2) TTFEF (hr) TTFLF (hr)
100 60 2.90× 109 1.15× 105 2.36× 105
50 30 4.10× 109 6.75× 104 1.1× 105
30 20 6.80× 109 2.92× 104 4.47× 104
20 15 1.20× 1010 1.25× 104 1.84× 104
15 10 1.60× 1010 8× 103 1.13× 104
10 7 3.10× 1010 3.42× 103 4.53× 103
8 6 3.80× 1010 2.62× 103 3.36× 103
7 4 5.30× 1010 1.79× 103 2.25× 103
3.3 Hybrid EM acceleration technique combining both reser-
voir and sink segments
In this subsection we leverage the effects of both the reservoir and sink structures
to propose a hybrid structure that achieves even better TTF acceleration. The new design,
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shown in Fig. 3.11, is a 4-segment interconnect structure consisting of two configurable
reservoirs, one configurable main-branch, and one configurable sink. We will fix the reservoir
length, LR to be 20um and only adjust its width, WR, to achieve the desired TTF. Likewise,
the width of the main branch and the sink segment will be fixed at 0.05um. In order to
design the structure for the desired TTF, we will configure the length of the sink, LS , width
of the reservoir, WR, length of the main branch, LMB, and current density in the main-
branch, JMB. The current density in the sink (or disabled sink for normal use) will be set
equal to the main-branch, JS = JMB.
(a)
(b)
Figure 3.11: The proposed hybrid EM acceleration structure with one sink and two reservoir
segments under (a) normal use and (b) acceleration mode
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To trigger acceleration mode, the direction of current in the disabled sink segment
will be reversed, turning it into an active sink. However, the current density will be kept the
same. At the same time, the current flow will be activated in the reservoir segments. Again,
the current density in these segments will also be the same as the main branch, JR = JMB.
The direction of current flow during normal use and acceleration mode is illustrated in
Fig. 3.11(a) and Fig. 3.11(b) respectively.
Table 3.2: TTF acceleration with various sink, main segment, and reservoir configurations
LMB
(um)
LS
(um)
WR
(um)
J
(A/m2)
TTFEF
(hr)
TTFLF
(hr)
100 60 0.3 5× 109 3.44× 105 3.53× 105
50 30 0.4 1.25× 1010 7.33× 103 8.67× 103
30 20 0.5 2× 1010 2.1× 103 2.52× 103
20 15 0.6 2.75× 1010 1.12× 103 1.29× 103
15 10 0.7 3.5× 1010 694.44 780.56
10 7 0.8 4.25× 1010 472.22 513.89
8 6 0.9 5× 1010 344.44 372.22
7 4 1 5.75× 1010 261.67 277.78
The simulation results for the proposed structure with varying configurations is
shown in Table 3.2. As the results show, this hybrid structure allows us to achieve signifi-
cant TTF acceleration and meet the lifetime requirement for normal use while keeping the
reservoir length at 20um. This was possible since, unlike the reservoir-based acceleration
structure where the additional length of the reservoir was needed to guarantee 10+ years
of lifetime during normal use, in this hybrid structure the sink segment is designed to guar-
antee immortality during normal use. Hence, here the reservoir can be designed solely for
enhancing the EM effects during acceleration mode which is only impacted by the reservoirs
width, not its length.
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With this hybrid structure, we were able to achieve a TTF of 10.9 days for the
early failure case, and 11.6 days for the late failure case. However, as previously stated, this
is achieved at a working temperature of ∼80◦C, with no increase in current density, simply
by triggering acceleration mode where current flow is activated in the reservoir segments,
and the direction of current is reversed in the sink segment. During testing, the operating
temperature will be increased to accelerate EM effects, consequently reducing TTF even
further. Our goal in this study is to leverage the unique properties of the proposed structures
so the desired TTF can be achieved with minimal increase in operating temperature. In
the next section we will discuss these testing conditions.
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Chapter 4
Temperature-based EM failure
acceleration
In this section we study the impact of temperature in accelerating the EM aging
process. If the wire is immortal (tensile stress at the cathode saturates below critical stress),
then temperature will not have any impact on EM wear-out. However, if the wire is mortal,
then increasing temperature will have a significant impact in accelerating TTF under EM.
This is due to the fact that EM is fundamentally an atom diffusion process which is activated
only if steady-state tensile stress is above 500MPa (critical stress).
However, as previously mentioned, temperature also accelerates other reliability
effects, which is not desirable when the goal is to study EM in isolation. Hence, we will lever-
age temperature along with the aforementioned reservoir and sink based methods to achieve
significant TTF acceleration while staying below the 150◦C temperature limit. Before we
discuss the impact that increasing temperature has on the proposed structures operating in
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Figure 4.1: Impact of temperature on the structure shown in Fig. 3.7 operating under
normal mode
acceleration mode, we will first show the results for normal use mode. Specifically, we use
the multi-segment structure shown in Fig. 3.7 where LR = 20um, and WR = 1um. This
configuration is mortal in its default state and therefore is a good candidate to illustrate
the effects of increasing temperature. The simulation results in Fig. 4.1 shows the impact
on TTF as temperature is gradually increased. Few of the data points from this figure is
shown in Table 4.1.
Table 4.1: Results from temperature based accelerated technique on the structure shown
in Fig. 3.7 operating under normal mode
Temp.(◦C) TTFEF (hr) TTFLF (hr)
79.85 7× 105 7.17× 105
89.85 3.58× 105 3.64× 105
99.85 1.7× 105 1.73× 105
109.85 8.08× 104 8.25× 104
119.85 4.39× 104 4.47× 104
129.85 2.24× 104 2.29× 104
139.85 1.29× 104 1.32× 104
149.85 7.03× 103 7.19× 103
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As the results show, temperature has an exponential impact on the EM lifetime of
mortal interconnect wires. In general, a design rule-of-thumb is 10% increase in temperature
will lead to 10X reduction in TTF.
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Chapter 5
Numerical results and discussions
In this section, we present the results from subjecting the proposed structures to
the temperature-based testing conditions under acceleration mode. We will show that the
proposed methods lead to the targeted 105X acceleration in TTF while staying below the
150◦C temperature limit
Table 5.1: Total acceleration results: Combining the proposed structure-based EM acceler-
ation methods and temperature-based stressing conditions
Temp.
Reservoir-based Structure Sink-based Structure Hybrid Structure
TTFEF TTFLF TTFEF TTFLF TTFEF TTFLF
79.85 1.49× 103 1.69× 103 1.98× 103 2.45× 103 263.33 271.94
89.85 747.22 836.11 861.11 1.13× 103 121.94 125.83
99.85 336.11 380.56 438.89 541.67 58.89 60.83
109.85 168.33 189.72 216.94 266.94 29.44 30.28
119.85 92.5 103.33 110.03 136.67 15.17 15.67
129.85 46.39 52.22 57.5 71.67 8.08 8.36
139.85 25.47 28.61 30.83 94.17 4.47 4.61
149.85 15.25 17.11 19.5 23.97 2.56 2.64
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5.1 The configurable reservoir based structure subjected to
temperature based stressing conditions
First, we use the reservoir-based structure shown in Fig. 3.7 where LMB = 100um,
WMB = 0.05um, JMB = 2×1010A/m2, LR = 20um, and WR = 2um. Table 5.1 summarizes
the acceleration results as temperature is gradually increased from ∼80◦C to ∼150◦C. In
this configuration, at ∼150◦C, lifetime is reduced from 10+ years down to about 15.26 hours
for the early failure case and 17.12 hours for the late failure case. This constitutes to an
acceleration in the order of 104X.
5.2 The configurable sink based structure subjected to tem-
perature based stressing conditions
Second, we use the sink-based structure shown in Fig. 3.9 where LMB = 7um,
LS = 4um, and JMB = JS = 5.3 × 1010A/m2. The resulting TTF for both early-failure
and late-failure cases as the temperature is increased from ∼80◦C to ∼150◦C is shown in
Table 5.1. This configuration yields a TTF of 19.5 hours for the early failure case and 23.97
hours for the late failure case. The acceleration is still in the order of 104X. Our results
show that the reservoir based method typically achieves slightly better acceleration but at
the cost of a higher area-overhead.
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5.3 The hybrid structure (reservoir + sink) subjected to
temperature based stressing conditionss
Lastly, we repeat the same test on the hybrid structure shown in Fig. 3.11. By
leveraging both the reservoir based and sink based acceleration methods together, we can
achieve an even more impressive TTF reduction without needing to exceed the 150◦C
temperature limit as illustrated in Fig. 5.1. For the structure shown in Fig. 3.11 where
WR = 2um, LR = 20um, LMB = 7um, LS = 4um, and JMB = JR = JS = 5.6× 1010A/m2.
The TTF results for both early-failure and late-failure cases as the temperature is increased
from ∼80◦C to ∼150◦C is shown in Table 5.1.
Time
Configurable
Reservoir &
Sink
Temp
150°C
2-3 hours
100-300X acc.
30-200X acc.
Figure 5.1: Leveraging both structure-based and temperature-based acceleration methods
As the results show, we were able to achieve a TTF reduction from 10 years down
to 2.56 hours for the early-failure case, and 2.65 hours for the late-failure case. This is a
significant reduction in EM lifetime (105X) achieved at a much lower current density and
temperature when compared to traditional burn-in testing.
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Chapter 6
Summary
In this article, we studied two structure-based EM acceleration techniques for fast
failure testing. We showed that specially designed EM acceleration structures, based on the
unique properties of atomic reservoir and sink segments, can be used to drastically alter the
time-to-failure (TTF) of active interconnect wires. The proposed structures can be config-
ured to achieve the desired TTF reduction during acceleration mode, while, at the same
time, meet the 10+ year lifetime requirement during normal use. We demonstrated that
these structures, when subjected to the traditional temperature based testing conditions,
can achieve a lifetime reduction from 10+ years down to a few hours, while staying below a
150◦C temperature limit. This satisfies the 105X reduction in TTF that is typically desired
for accelerated testing. The proposed method, for the first time, allows EM testing and
validation to be carried out in a controlled manner without the risk of accelerating other
reliability effects in the process.
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